Complex Matrix Multiplication in Verilog
8x8 Complex Matrix Multiplication.
Read more8x8 Complex Matrix Multiplication.
Read moreI have to implement a pipelined DLX processor. I have already constructed the single staged processor. However, I will need you to do the pipelining part which...
Read moreWrite a verilog code for uart design which consists of transmitter module, receiver module and baud rate generator
Read morewe are looking for RISC-like instruction set architecture Processor implemented by VHDL using Von Neumann Architecture. It has some ALU, Memory, and Control Uni...
Read moreGPU cryptocurrency mining is not able to keep up with the power of FPGAs and ASIC miners. I would like to purchase FPGAs for cryptocurrency mining (at present i...
Read moreok before we had a paper to review about floating point adder in fpga i already did but there is the furue work of that paper talking about specific topic for i...
Read moreusing Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills...
Read morebit serial multiplier apply it in FPGA by using a vivado 2019.1
Read moreDoes any body expert here with Performance Counters for Linux (PCL), Linux perf events (LPE),
Read more1. "idle" state: It is the state when the machine is doing nothing and is idle. In "idle" state, if power button is "on" then the state transition takes place f...
Read moreDesign 4xSDI seamless switcher with 2 HDMI outputs which support 1080p (Full HD) In this project must use FPGA for SDI inputs with input auto-detect resolutions...
Read moreHey, I need help with integrated circuit design I will share details.
Read moreHello everyone We need to plc programmer to pragamme in our automayion system Detail will be given in chat...
Read moreThe instruction set for the processor RISC-V should be expanded. Hardware implementation of RISC-V processor with pipeline is already done (There is 5 stages of...
Read moreTON miner for FPGA card needed
Read moredesign a single cycle mips proccessor computer Architecture vhdl
Read moreI have a Xilinx KV260 board. Would like to develop a small robot project based on Vitis AI or PYNQ libraries. Need some simple documentation for education purpo...
Read moreThere are about 10 prompts (design + testbench) that need to be written in Verilog. Message me personally for the prompts. I need it done as soon as possible.
Read moreAssist me to implement the Lattice CrossLink Reference design. https://www.latticesemi.com/en/Products/DesignSoftwareAndIP/IntellectualProperty/IPCore/IPCores04...
Read moreI want to make a vending machine in verilog using BASYs 3 board, contact me for further details
Read moreI need the code of this project using Verilog. Active hdl
Read moreI have an essay assignment in the module (Digital Design with VHDL) level 6 (3rd Year UG). It is 3000 words divided into bunch of questions.
Read moreI need help with project using Verilog, I can explain more details of project
Read moreHi, We have a few projects which require very good knowledge of FPGA and Verilog. Please give me your bids stating, 1. Your total relevant experience in FPGA/Ve...
Read moreHi, I am working on vhdl project and I am using Basys 3 board and dht11 temperature and humidity sensor. I only want to read the integral part of the temperatur...
Read moreHi, I am working on vhdl project and I am using Basys 3 board and dht11 temperature and humidity sensor. I only want to read the integral part of the temperatur...
Read morei want a stopwatch verilog code file ready to use for basys 3 board with video to show your work ASAP please
Read moreThe project is to develop an application based on FPGA development board with interfacing Analog Eval. board for processing audio signal. Here is details : H/W...
Read moreI need a verilog code for a stopwatch project that works on basys 3 board please asap please. it’s a simple project.
Read moreI need a verilog code for a stopwatch project that works on basys 3 board please asap it’s a simple project
Read moreA verilog code by using FPGA to implement an algorithm to merge the bit serial multiplier and bit parallel multiplier which is lead us to get the benefits of th...
Read moreDescribir la circuitería necesaria para utilizar 4 displays de 7 segmentos. En cada display se debe de mostrar sol una letra iniciando con la B, en el otro disp...
Read morei need ur help in designing an accelerometer sensor and show reading in my fpga kit in vhdl
Read moreI need this traffic light deluxe project to be done by today or maximum by tomorrow Morning i need the: Circuit board/Breadboard with physical device/Simulation...
Read moreFPGA design with Machine learning algorithms
Read moreI want the project to be done on Xilinx using Verilog/VHDL where 64bit binary counter using prescaled block can be created.
Read moreRead the pdf. the 7 segment LEDS can be used to show the frequency. The main job is to build a NCO that creates frequency between 10 hz to 10 Mhz and then read...
Read moreI need a H.264 realtime HD video encoder implemented on FPGA. There are many opensource implementations of H.264 video codec, but there are very few implementat...
Read moreHi, I need to create a Xilinx Petalinux project with a custom driver to control a led in Ultra96v2 board. I just need to be able to turn/off a led in Petalinux...
Read moreAssalam o alaikum !!! I am looking for an expert in Digital Design having good experience of working on VHDL Language and Quartus II simulator. I have several t...
Read more