Verilog code on FPGA

A verilog code by using FPGA to implement an algorithm to merge
the bit serial multiplier and bit parallel multiplier which is lead us to
get the benefits of the tow methods which is to get the low cost of
the bit serial multiplier and the speed or fast performance of bit
parallel multiplier.

FPGA is basys 3