Circuit Designing in Matlab simulink -- 3
I need to design a bidirectional Back TO Back converter for bidirectional Power Flow.
Read more
ID / Date
Listing
Link
LED Light Driver Microprocessor based
We are a LED light manufacturer and now want to expand to making constant current potted driver for specification market. The product has to be compact , robust...
Read morePLC, ladder logic, Trilogi expert
I have a project that has to be done in 90 minute. I will need a state diagram, complete ladder logic using sequence and full functionality using simulator.
Read moreControl DC motor by pulse frequency modulation (PFM) IN VHDL .
Control DC motor by pulse frequency modulation (PFM) IN VHDL . I want code and testbench for Dc motor pwm by vhdl and using fpga Model of fpga kit ( DE10-Lite)...
Read moreDc motor pwm , vhdl using fpga anb Dc Motor pfm, vhdl frequency
I want code and testbench for Dc motor pwm by vhdl and using fpga Model of fpga kit ( DE10-Lite)
Read moresequential circuit design
I need some help in a logic works. Knowledge in flip flops, sequential circuit design is required
Read more4-Bit Full Adder design using Cmos Inverter technology
We would like to design 4-bit Full Adder design using Cmos Inverter technology in CALP OR CADENCE TOOL. Full adder is used to add three bits and produce a SUM a...
Read moreSRAM Design
SRAM circuit that has a 32 bytes with its associated decoder and multiplexer.
Read moreDC EARTH LEAKAGE DETECTION AND INSULATION TEST
12/24/48/60/110 Vdc and 110 V line earth leakage detection analog circuit. You just design a circuit for earth leakge and give me analog voltage at microcontrol...
Read moreBuild me a bee venom collector
Need a prototype of bee venom collector circuit
Read moreDesign an ALU Using Verilog -- 2
Top cell : alu I/O: bit 15 is the most significant bit. INPUTS: A(15:0) , B(15:0) , alu_code(4:0) ; OUTPUTS: C(15:0) overflow TOP MODULE: 16-bit Adder Module PR...
Read moreDevelop a converter from RGB to HDMI
Develop a converter from RGB to HDMI using ASIC or MCU or FGPA, details attached
Read moreMagic VLSI layout tool and the simulation using irsim -- 3
I want to help with my project, we are going to make a product 32-Byte SRAM memory and we need the design on Magic VLSI layout tool and the simulation using irs...
Read moreSimulink and Multisim
Nil and kindly refer to the project details inside the pdf file
Read moreDesign a constant false alarm rate processor in vivado
Design a constant false alarm rate processor in vivado by using Block RAM concept. Also it will uses the pointers.
Read moreMagic VLSI layout tool and the simulation using irsim -- 2
I want to help with my project, we are going to make a product 32-Byte SRAM memory and we need the design on Magic VLSI layout tool and the simulation using irs...
Read moreInvestigating Hardware Debugging Assistance
We are a research group at the University of Michigan working human study involving debugging assistance for Verilog designs. The study involves asking designer...
Read moreMagic VLSI layout tool and the simulation using irsim
I want to help with my project, we are going to make a product 32-Byte SRAM memory and we need the design on Magic VLSI layout tool and the simulation using irs...
Read moreLM75A sensor in FPGA kit with VHDL code .
I have a FPGA kit (Cyclone IVE) and I want to use the temperature sensor (LM75A) By VHDL code
Read moreI need VHDL Designer
This is a final year project. We are struck with simulation. Need to debug our program, or else develop the project from scratch. I am attaching the code that w...
Read morevlsi design using vhdl,verilog
i have design some circuits and i need implement using magic also need test using irsim from (opencircuit.com) i have a pdf file to describe everything you shou...
Read moreSRAM vlsi design
i need to implement a design using (magic) from opencircuit.com and to test it using irsim and i need a stick diagram for each component also the building block...
Read morePWM generator HDL verilog zynq7020 zturn board
I need a pwm generator for vivado 2020.2 running on a zturn board 7020, complete of tcl scripts for ip creation, sim files and constraints
Read moreVHDL Designer
This project requires the student to implement a 10-bit counter design using VHDL. The counter will have the ability to count up and down from 0 and 1000. This...
Read moreVHDL/Verilog Display Corrections
Super easy project. I just need to change the HEX display for a seven segment decoder. I will send you a zip file with all of the information. Please message me...
Read moreVHDL multiplexer code
Using ISE design suite. Design an 8-Bit ALU (x and y are inputs and Result is output), based on modular arithmetic and logic circuits and 8x1 line multiplexer,...
Read moreVHDL design of a stopwatch
I want someone to design a stopwatch in VHDL with a synthesizable project in Modelsim and final implementation in Xilinx ISE. The stopwatch should show on a cha...
Read moreMIPS instructions Expert
MIPS instructions Expert Only expert
Read moreSRAM PROJECT VLSI
Implement your design using Magic VLSI layout tool to generate your project layout Test your design using irsim to simulate your project. Reqired Magic VLSI too...
Read moreBlock-RAM initialization read and write operation in VIVADO VHDL
I want to read and write 180 values in B-RAM , VIVADO using VHDL coding ,Will provide reference code
Read moreRISC-V and Verilog(VHDL) Computer Architecture expert needed
I need help with my project. You must be good at RISC-V and Verilog. The project is related to Cache. Please check the file
Read moreImplement MIPS processor pipeline and instruction and data caches
i need help in Implement MIPS processor pipeline and instruction and data caches, using VHDL. i will provide more details in the chat.
Read moreFractal image compression in vhdl
hi everyone, I need a fractal image compression code (for a 128*128 image) implemented on a DE2 cyclone II in the M4K memory which has 105 blocks.
Read more8-bit Addressable Latch with built in 1of 8 Decoder
Design an 8-bit Addressable Latch with built in 1 of 8 Decode. The circuit is composed of three stages, the decoder, latch system and a buffer output.
Read moreVerilog code simulation
I have a project about ALU, logic unit with muxes
Read moreLogic design
obtain the minimal expression from the given truth table and design the logic circuit from the simplified expression
Read moremicrocontroller developer
need to connect IR thermometer sensor to display
Read moreVerilog/System Verilog microproject -- 2
This is a simple project in Verilog using System Verilog features as well. We are given the base sv file with a testbench as well, we just have to complete the...
Read morei need a verilog/vhdl expert for a zynq7020 design
project consists in a virtual analog music synthesizer running on Myr z-turn board, i need a developer for finishing this project and future ones.
Read moreWrite a verilog code and show a presentation
write codes and the screenshot of your schematic in a text file. Then you have to make a video presentation
Read more