FPGA Electronics Engineer - PCB Simulation/Modification
Looking for an Electronic engineer that understands Digital systems that can evaluate my circuit, simulate and see any issues that could be happening on it. MUS...
Read more
ID / Date
Listing
Link
Cronômetro Digital - Display de 7 segmentos
Composto de 7 segmentos de LEDs que podem ser acionados individualmente. Diagrama de blocos, Linguagem VHDL. Trabalho que visa a programção de um display 7 segm...
Read moreDigital system Design
I need help with finite state machines
Read moreVhdl code designing
I'm looking for a Freelancer to help me find out VHDL code for designing crossy road game. I already have a detailed plan that I'd like to have implemented, so...
Read morebanksystem
i need this project as soon as possible in 7 may without any late submission i need this project to be done well and to run and simulate on model sim and Quartu...
Read moreOperaciones aritméticas con signo y bus compartido
Realizar un circuito combinacional que realice operaciones binarias con datos de 8 bits con signo (1 bit signo, 3 bits enteros, 4 bits fracción) y despliegue el...
Read moreIMPLEMENTATION OF OFFSET PULSE POSITION MODULATION using ALTERA
Optical fibre systems have played a key role in making possible the extraordinary growth in world-wide communications that has occurred in the last 25 years, an...
Read morequartus and modulsim
i want some vhdl coding simulating with test bench on modulsim and a report
Read moreProgramming -- 3
All the details are in the pictuee
Read moreProgramming -- 2
All the details are in the picture.
Read moreQuartus ALTERA project
Design a fully digital, hardware-based direction discrimination and counting system for use with quadrature encoder-based rotatory incremental encoders.
Read moreservo motor on Nios2
As described in the document, this task involves creating a custom servo motor component and implement it in the Eclipse of Nios2.
Read moreprofessional in embedded system
microcontroller programs employing peripherals ADC and PWM peripherals Scheduling and concurrency using FSM RTOS Wireless systems and IoT State machines( Verilo...
Read moreAltera De1 SoC FPGA
Write a program using QUARTUS ALTERA to work on De1-SoC FBGA BOARD. .................. The LED Brightening Control with an Absolute Encoder The circuit to be de...
Read moreSimulation of an arcade game on FGPA
need guidance and coding on creating the game Tetris using quartus and NIOS II on a MAX10 FPGA block. I'm looking for a hand-on developer that is available to e...
Read moreQuartus expert: simple moore state machine
Using Quartus software design a simple state machine foe a Combination Lock that opens if 3 numbers entered correctly in sequence.
Read moreCreating a bus system in verilog
The bus system will allow four of the registers to receive values from the input switches, and to send values to four of the registers. (One of the registers is...
Read moreComputer Organization
MUST BE DONE USING QUARTUS PRIME lite and MODELSIM VHDL CODES USING QUARTUS PRIME lite . MODELSIM TO CREATE WAVES.
Read moreQuartus Altera/INTEL
Looking for a tutor on Quartus Altera/Intel MAX10 FPGA device. Knowledge of QSYS, Platform designer, Eclipse, HDL/VHDL. Embedded system control design using FPG...
Read moreNeed Help in understanding RTL code
I have an RTL, Need help in understanding and finding potential bugs during integration.
Read moreOperating system lab
This is Arith matic misp lab. I have attached whole pdf. you have to look pdf and follow the instruction. Please see attach pdf. If you understand the lab fully...
Read moreDesign an ALU
Design an ALU that implements the MIPS instructions using specific components. VHDL code is necessary.
Read moreneed help making ALU in Quartus Prime using VHDL
I need help making ALU in Quartus Prime using VHDL.
Read moreNetwork Marketing
Time- pixable timing (full -time/ part time) Income-₹ 20000/-₹25000/- Age-Aboue 15 Education-9th to any degree Work-social media Work (whatsapp /Facebook/Instag...
Read moreOperating Decoder
Design an N bit adder ( for N=4, and N=16)as shown in Figure using components, (pay attention to master port map concept; using components your design). Please...
Read moreOperating system -- 2
I need help to write a VHDL code using LPM modules for Four-to-One multiplexer input is 4-bit word and another one with each input 8-bit word. Please send me me...
Read more