Creating a bus system in verilog

Job ID: 31852781

Budget: $30 – $80 USD

The bus system will allow four of the registers to receive values from the input switches, and to send values to four of the registers. (One of the registers is capable of both behaviors.)

Related categories: Verilog / VHDL Electrical Engineering FPGA FPGA Coding Altera Quartus