RTL code for Image compression
Image Compression using Approximate Discrete cosine transform tech. Verilog code for Image compression also code is synthesizable.
Read moreImage Compression using Approximate Discrete cosine transform tech. Verilog code for Image compression also code is synthesizable.
Read moreRead the accelerometer from the ADXL362 sensor embedded in the Nexys-A7 development board. Process the values and display the result. a. Using the VHDL modules...
Read moreRequire verilog coder for implementation of relevant model, image for the same os attached.
Read moreWill Directly tell you in the messages.
Read moreMars assembler development Mips Basic MIPS assembly language format. The assembler directives .data, .asciiz, .text, .global. Register notation: $tn, $an, and $...
Read moreMars assembler development Mips Basic MIPS assembly language format. The assembler directives .data, .asciiz, .text, .global. Register notation: $tn, $an, and $...
Read moreVivado, ISE, and Quartus for FPGA
Read morePlease contact me if you have an experience with Monitoring and managing system status and performance
Read moreI am looking for an expert in FPGA Programming having good background in mining
Read moreHello guys, I am looking for expertise in Lattice and Microsemi FPGAs and tools. You should also have some past in working on SERDES based designs. Thanks.
Read moreI need a FPGA programmer to build a mining solutionfor mining Ethereum with a Xilinx U250 in azure vm NPsV1 os ubuntu
Read moreI need a FPGA programmer to build a mining solutionfor mining Ethereum with a Xilinx U250 in azure vm NPsV1 os ubuntu
Read moreText me for details, I need a proccessor made in VHDL
Read moreHi I have this accelerometer: https://www.pololu.com/file/0J1087/LSM6DS33.pdf and this is my board: https://www.pololu.com/product/2738 I need to read the accel...
Read moreBuild me The proccessor described bellow in VHDL, more information in the pdf. Send me a message when you have studied the material
Read moreimlement NMS - object detection algorithm in verilog
Read moreI have the Verilog code and I just need the code in C to display 7- segments
Read moreDesign a fully digital, hardware-based direction discrimination and counting system for use with quadrature encoder-based rotatory incremental encoders.
Read moreCapture quadrature encoder on fpga Abz signals
Read moreHi, I have a few projects which requires very good knowledge of FPGA and Verilog. Please give me your bids stating, 1. Your total relevant experience in FPGA/Ve...
Read moreUse FPGA to capture data from AB channel and z channel for zero.
Read moreFreelancers must be proficient in any of following areas of electrical engineering: 1. MATLAB 2. FPGA/VHDL 3. MUTISIM, PSPICE, LTSPICE 4. Assembly language What...
Read morei need a tool used to mine ETH using FPGA (Xilinx Alveo U205). can you do?
Read morePlease contact me for further details of project
Read moreIn the picture it says what to do. K is 8
Read moreI need the module of linear interpolation in Vhdl for the grid of matrix
Read moreI want a synthesizable Verilog code for the hardware architecture given on page 6 of the attached paper. I am also attaching the available codes and a few worke...
Read moreRequire verilog coder for implementation of relevant model, image for the same os attached.
Read moreI am trying to start mining with some u200 fpga cards. I need someone that can do it on my computer.
Read moreA verilog code by using FPGA to implement an algorithm to merge the bit serial multiplier and bit parallel multiplier which is lead us to get the benefits of th...
Read moreAnalytical details in chat. Budget $30 USD Deadline 9/3/2022
Read moreYou have to build an ALU with the prescribed inputs and outputs performing simple additions and subtractions using the carry look ahead function
Read moreIMPORTANT: Please try to set a realistic bid I want get a CNN (neural network) from keras/tensorflow working on the ICE40UP5K FPGA. I am using a board named Upd...
Read moreExecute the ford thunderbird taillights problem on a basys 3 FPGA board as mentioned in the description
Read morequartus project (7 segments )
Read morePDSemi is designing the world's lowest power FPGA devices. Our current design, the LPP1K is functionally equivalent to the Lattice Semi iCE40LP1K, but with >90%...
Read moreI would like to generate reports to monitor Hardware Performance Counters
Read moreI am looking for a tutor who has expertise with FPGA systems and Verilog to provide Intensive and urgent tutoring classes for a master's degree student for 7 da...
Read morePlease read the project and please provide us the correct VHDL code for the same
Read morewe look for a VHDL developer - if you know VHDL and you have skills contact us
Read more