RTL code for Image compression

Job ID: 33273128

Budget: ₹1,500 – ₹12,500 INR

Image Compression using Approximate Discrete cosine transform tech.
Verilog code for Image compression also code is synthesizable.
Related categories: Verilog / VHDL FPGA