Rtl design integration and verification

Job ID: 30640148

Budget: ₹400 – ₹750 INR

SystemVerilog/ UVM / Testing DUT Simulation Rtl integration/design verification of IP

Related categories: Python Verilog / VHDL Very-large-scale integration (VLSI) FPGA Coding