debug my verilog code and transfer it from Modelsim to Vivado

Job ID: 31667625

Budget: £18 – £36 GBP

I have a verilog code for CDR and I want to debug it, it has small errors and maybe some fundamental errors too

Related categories: Verilog / VHDL CAD/CAM Telecommunications Engineering FPGA Simulation