XTEA Light Encryption-Decryption Engine
Budget: $250 – $750 USD
In this project students are asked to implement a an XTEA Encryption/Decryption VHDL Engine, implemented in both C code and VHDL code. It supposed to be built as a custom hardware module and be interfaced to the NIOS II soft processor in the Alter- Intel Cyclone V FPGA chip [De-10Nano board].
The HDL code implements 2 number of pins: first an input from stdr_logic_vector type form of 32-bit length, and second an output with 32-bit of the same type. The Key is 32-bit in length, and they must be stored inside the VHDL code. The input reception and output generation may take multiple clock cycles or states but could be designed in less than that if was applicable.
The internet could be surfed to lookup codes for both C and VHDL but the group is responsible to convert and modify the code to the required form. It is important to convert the floating-point format of the coefficients to an integer format and other operations such as multiplication and addition must consider this conversion process as well.
It is required from the group to do the following
1- Develop the C and the VHDL code, to be run both in NIOS II.
2- Test the VHDL code in ModelSim using testbench. The student is required to develop the testbench VHDL code. Also, to generate a run with arbitrary values
for inputs for testing purpose.
3- Use the Quartus beside the Platform (Qsys) applications to develop the Nios II
processor and the custom XTEA hardware accelerator interfaced together.
4- Measure comparatively the time it takes to compute a 32rounds of XTEA
encryption in both th
The HDL code implements 2 number of pins: first an input from stdr_logic_vector type form of 32-bit length, and second an output with 32-bit of the same type. The Key is 32-bit in length, and they must be stored inside the VHDL code. The input reception and output generation may take multiple clock cycles or states but could be designed in less than that if was applicable.
The internet could be surfed to lookup codes for both C and VHDL but the group is responsible to convert and modify the code to the required form. It is important to convert the floating-point format of the coefficients to an integer format and other operations such as multiplication and addition must consider this conversion process as well.
It is required from the group to do the following
1- Develop the C and the VHDL code, to be run both in NIOS II.
2- Test the VHDL code in ModelSim using testbench. The student is required to develop the testbench VHDL code. Also, to generate a run with arbitrary values
for inputs for testing purpose.
3- Use the Quartus beside the Platform (Qsys) applications to develop the Nios II
processor and the custom XTEA hardware accelerator interfaced together.
4- Measure comparatively the time it takes to compute a 32rounds of XTEA
encryption in both th