Vivado model -- 2
Budget: $25 – $50 USD
(PLEASE Don't make bid before you read) I developed a verilog code for data recovery using some techniques and I want to analyse the output in Vivado and measure the jitter and see how the system can cope with it
Related categories:
Verilog / VHDL
Electrical Engineering
Telecommunications Engineering
FPGA
Computer Science