Verilog/System Verilog microproject

This is a micro project meant to be coded in Verilog using System Verilog features too. We are provided with the base file which also has the testbench. We just need to update the file to get the requirements of the project. I have provided all the required files, so please check them.