Verilog Egg Timer Job ID: 32218494 Budget: $10 – $30 CAD See text attachment for project Related categories: Engineering / Verilog / VHDL / Electrical Engineering / FPGA