Verification of bus interconnecting
Budget: $30 – $250 USD
Project is about verification of Bus interconnect using UVM. The bus interface are AHB and APB based.
Related categories:
Verilog / VHDL