VHDL help, includes two basic questions and write-up.

Need help with these two problems and the report after,

Report, screenshots, testbench, correct solutions