Simulate a verilog code in modelsim simulator(Computer Architecture)

Job ID: 33435363

Budget: $30 – $250 CAD

I am providing the code which is already in github. Just have to simulate the code in modelsim and provide me the simulation results.(screenshots)
Related categories: Engineering Verilog / VHDL FPGA