Multi-cycle MIPS processor
Budget: $15 – $25 USD
A multi-cycle processor that works for specific MIPS instructions. The most important is that Control Unit must be implemented using FSM. It must have a top-level module utilizing other modules, such as PC, muxes, RF, memory. The processor is attached.
Related categories:
Verilog / VHDL