HireLancer

Historical freelance listings.

Search
Archive / Verilog / VHDL / Modeling timing uncetanity in communication

Modeling timing uncetanity in communication

Job ID: 31800212

Budget: $30 – $250 USD

Hi, I have a project for data modulation and encoding, I did part of it in digital and I need help in analysis and measruments of the timing uncertanity
Related categories: Verilog / VHDL / Telecommunications Engineering / Circuit Design / Simulation / Analog / Mixed Signal / Digital