Implement and compare two different cache prefetching techniques (for example, next- line prefetching vs. stream prefetching)
Budget: $30 – $250 USD
Using Systemverilog language the project should be implemented.
Related categories:
Verilog / VHDL