Help Required in Debugging of C Project Conversion into RTL/Verilog using Vivado HLS

I am looking for a Xilinx Vivado HLS expert who can help me to debug a complete C project conversion into RTL/Verilog that can be further used in Vivado Design Suite. A complete C project is available. Please find the details in the attachments. (Solution Required in 24 Hours)