FPGA based implementation of Ed25519 signature algorithm
Budget: $200 – $300 USD
I need to implement a fast and area-efficient design of the Ed25519 algorithm in Xilinx Vivado Design Suite using Verilog. FPGA experts are required. Please find the details, requirements, and additional resources of the project in the attachments.