FPGA VHDL Design

I want a VHDL code and draw the finite state machine for the attached assignment ? I want someone expertise in FPGA VHDL design and also need explanation on how you design it.