FEC RS(198, 194)
Budget: $250 – $750 USD
Verilog FPGA Code implementation of FEC RS(198, 194) decoder.
Related categories:
Verilog / VHDL
Microcontroller
Software Architecture
Electrical Engineering
FPGA