Digital System Design using SoC FPGAs (Intel Quartus)

Job ID: 36370881

Budget: $15 – $25 USD

analysis and synthesis of HDL designs, compile designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer.

Related categories: Engineering Electronics Verilog / VHDL Electrical Engineering FPGA