Design Single cycle Pipelined MIPS CPU on Logisim

I need a freelancer with knowledge in the field of computer systems architecture to build a pipelined CPU capable of carrying out basic arithmetic and logical operations such as add, addi, sub, and, or, lw, sw, and beq (no additional instructions)
The pipeline should be stalled for data hazards or control hazards.