Build verilog simulations

Job ID: 35530176

Budget: $30 – $250 AUD

Two tasks based on verilog, serial adder and RTL for APB based protocol. More information will be shared later.

Deadline - 2days[maximum]
Price - 75AUD

Related categories: Electronics Verilog / VHDL Microcontroller Electrical Engineering FPGA