DINO CPU Development: A Journey Through Chisel and RISC-V
Budget: $25 – $50 USD
154
Project Title:
DINO CPU Development: A Journey Through Chisel and RISC-V
Project Bio:
Embark on an intellectually stimulating journey to build the DINO CPU (Davis IN-Order CPU), a project that involves implementing a simple in-order CPU design inspired by Patterson and Hennessy’s model in "Computer Organization and Design". Utilize Chisel, a hardware construction language developed at Berkeley, to bring this CPU to life. Your primary goal will be to integrate various pre-written components and interfaces, provided in the form of template code, to create a fully functional processor. This endeavor will not only enhance your proficiency in Chisel but also provide a comprehensive understanding of running tests and debugging in Chisel, and the fundamentals of implementing a RISC-V CPU.
Required Skills for the Freelancer:
Strong Foundation in Computer Architecture: Knowledge of CPU design principles, particularly in-order execution models.
Proficiency in Chisel and Scala: Ability to write Scala code for Chisel, interpret its nuances, and generate low-level Verilog code.
Experience with RISC-V ISA: Familiarity with RISC-V instruction sets, particularly RV64IM, and understanding their implementation in CPU design.
Debugging and Testing Skills: Competence in running tests in a Chisel environment and debugging complex hardware designs.
Version Control and Collaboration Tools: Proficiency in using GitHub Codespaces for development and version control.
Containerization and Virtualization: Experience with Docker, Apptainer, and handling OCI image formats.
Analytical and Problem-Solving Skills: Ability to interpret complex instructions and effectively translate them into a functioning CPU design.
Attention to Detail: Capability to handle intricate aspects of CPU design, such as ALU control units and instruction formats.
Effective Communication: Clear and concise communication skills, especially important for understanding requirements and collaborating on problem-solving.
This project is an excellent opportunity for individuals who are passionate about computer architecture, eager to deepen their understanding of CPU design, and proficient in Chisel and RISC-V ISA.
Project Title:
DINO CPU Development: A Journey Through Chisel and RISC-V
Project Bio:
Embark on an intellectually stimulating journey to build the DINO CPU (Davis IN-Order CPU), a project that involves implementing a simple in-order CPU design inspired by Patterson and Hennessy’s model in "Computer Organization and Design". Utilize Chisel, a hardware construction language developed at Berkeley, to bring this CPU to life. Your primary goal will be to integrate various pre-written components and interfaces, provided in the form of template code, to create a fully functional processor. This endeavor will not only enhance your proficiency in Chisel but also provide a comprehensive understanding of running tests and debugging in Chisel, and the fundamentals of implementing a RISC-V CPU.
Required Skills for the Freelancer:
Strong Foundation in Computer Architecture: Knowledge of CPU design principles, particularly in-order execution models.
Proficiency in Chisel and Scala: Ability to write Scala code for Chisel, interpret its nuances, and generate low-level Verilog code.
Experience with RISC-V ISA: Familiarity with RISC-V instruction sets, particularly RV64IM, and understanding their implementation in CPU design.
Debugging and Testing Skills: Competence in running tests in a Chisel environment and debugging complex hardware designs.
Version Control and Collaboration Tools: Proficiency in using GitHub Codespaces for development and version control.
Containerization and Virtualization: Experience with Docker, Apptainer, and handling OCI image formats.
Analytical and Problem-Solving Skills: Ability to interpret complex instructions and effectively translate them into a functioning CPU design.
Attention to Detail: Capability to handle intricate aspects of CPU design, such as ALU control units and instruction formats.
Effective Communication: Clear and concise communication skills, especially important for understanding requirements and collaborating on problem-solving.
This project is an excellent opportunity for individuals who are passionate about computer architecture, eager to deepen their understanding of CPU design, and proficient in Chisel and RISC-V ISA.