FPGA Packets Delay
Budget: $50 – $0 USD
The project consists in implementing a buffer delay on a 100G traffic done in an Xilinx Alveo FPGA
Historical freelance listings.
Search