Looking for VHDL on Spartan7 timing closure consultant
Budget: £36 – £0 GBP
FPGA routes data between image sensor, ARM, display controller and usb controller. Initially designed using Lattice ICE40, but moved to Xilinx S7. Need help getting prototype up.