FPGA SerDes
Budget: €36 – €0 EUR
We have an exisiting design with Lattice FPGA and Verilog to interface to a cameras module with LVDS interface we changed the HW from 4Bit to 8Bit support. Now we need to change the Verlilog as well.
see allso file attached
see allso file attached