Electrical Engineer Required for COMBINATIONAL LOGIC CIRCUITS, SEQUENTIAL LOGIC CIRCUITS, and MEMORY AND ARRAY STRUCTURES -- 2
Budget: $30 – $250 USD
Deadline: 21st December 2021
Budget: $100
For a pulse triggered latch,
Assume that all the transistors have been sized such that the delay from any input to the
immediate output equals tin=100ps and an external clock CLK operates at 1GHz with a 50%
duty cycle. Draw the waveforms at nodes CLK, !CLKD, X, and Q for two clock cycles, with D
equals 0 in one cycle and 1 in the other.
Are the setup and hold time of this sequential circuit positive, negative, or approximately
zero? Why?
Calculate the propagation delay telk-a for the output high-to-low and low-to-high transitions.
Can we reduce the number of inverter stages between CLK and !CLKD from three to one?
Why or Why not?
Budget: $100
For a pulse triggered latch,
Assume that all the transistors have been sized such that the delay from any input to the
immediate output equals tin=100ps and an external clock CLK operates at 1GHz with a 50%
duty cycle. Draw the waveforms at nodes CLK, !CLKD, X, and Q for two clock cycles, with D
equals 0 in one cycle and 1 in the other.
Are the setup and hold time of this sequential circuit positive, negative, or approximately
zero? Why?
Calculate the propagation delay telk-a for the output high-to-low and low-to-high transitions.
Can we reduce the number of inverter stages between CLK and !CLKD from three to one?
Why or Why not?
Related categories:
Engineering
Electronics
Microcontroller
Electrical Engineering
Digital Electronics