Design a STATCOM in simulink

Job ID: 31066465

Budget: $30 – $250 AUD

Designing a statcom in simulink. all the details will be provided in inbox.

Related categories: Engineering Electronics Matlab and Mathematica Verilog / VHDL Electrical Engineering