ASIC Cadence Virtuoso
Budget: $30 – $250 CAD
To obtain schematic simulation, layout, DRC, LVS, post layout simulation of TSPC DFF with respect to an IEEE research paper. The technology used should be TSMC 180. A sample ieee paper is attached.