Modification of sample oneAPI code for FPGA

I'm looking for a someone familiar with Intel oneAPI / SYCL / DPC++ development for FPGA accelerators who would help me with a minor modification of existing code to make it executable on a specific hardware platform.

I need to modify the attached sample code so that all buffers are 64-byte aligned.