I need a Digital System design Engineer using Cadence

Job ID: 36132367

Budget: $30 – $250 CAD

Clock-Logic Domino Circuits for High-Speed and Energy Efficient Microprocessor Pipeline.
https://ieeexplore.ieee.org/document/4182513

Related categories: Electronics Verilog / VHDL Electrical Engineering Circuit Design FPGA