VHDL implementation of semi-parallel filter architecture
Budget: ₹1,500 – ₹12,500 INR
I'm finishing my TFG on FPGA implementation, I need someone to help me with the semi-parallel architecture of a filter bank, I have the code done and the design scheme, but I need someone to review it and help me debug it if necessary, I can send you the files so you can take a look, thanks!
Related categories:
Electronics
Education
Microcontroller
PCB Layout
Arduino
Signal Processing
Audio Engineering