Convert "c" codes to verilog
Looking for an expert to Convert c codes to verilog for Pulse Oximeter & Temperature. The idea is to collect Data from Pulseoximeter and Temperature sensor & se...
Read more
ID / Date
Listing
Link
Code a VHDL program
enable to design and implement a complex digital circuit using VHDL.
Read moreConvolution neural network
Implementation of convolution neural network using verilog
Read moreelectrical_system_simulation
In this attached paper In figure :4 i want for 27 level and figure11,figure13,figure 14 Only this is Required
Read moreAnybody who has good experience of Verilog and it would be better if he had been using Xilinx ISE and iSim/ModelSim.
Anybody who has good experience of Verilog and it would be better if he had been using Xilinx ISE and iSim/ModelSim
Read moreOptimisation of QPSK using FPGA
Use Xilinx IDE to create the project. More details can be provided.
Read moreOptimisation of QPSK using FPGA
Use Xilinx IDE to get the modulated and demodulated output of QPSK.
Read moreProgramming Multisensor Device (MAXREFDES100 with MAX32620 ARM Cortex-M4F Microcontroller) using C++
need help programming this microcontroller to make use of the built in sensors to plot heart rate. Deliverables https://www.maximintegrated.com/en/design/refere...
Read moreProgramming a Multisensor Device (MAXREFDES100 with MAX32620 ARM Cortex-M4F Microcontroller) using C++
need help programming this microcontroller to make use of the built in sensors to plot heart rate. Deliverables https://www.maximintegrated.com/en/design/refere...
Read moreCircuit builder and coder
I have a simple project which I need coding for and a digital circuit making
Read morei need programmer
Design a working prototype of the incremental backpropagation for DNN density networks in Matlab. The prototype development should include data structures for t...
Read moreImplemention of single cycle MIPS processor using Verilog
I need an expert in Verilog for implementing a single cycle MIPS processor using Verilog, as shown in the attached image. The project must include: - Verilog fi...
Read moreXilinx Zynq 7020 / GPS Software Defined Radio Receiver / Baremetal / Petalinux
Development to be performed on Vivado 2019.1 version using Xilinx Zynq 7020 in order to: - Acquire Galileo and GPS signals in real time (FFT and IFTT) - Track G...
Read moreCDR using recovery methods digitally -- 3
I have an encoder and decoder developed in Verilog and need debugging
Read moreCDR using recovery methods digitally -- 2
I have an encoder and decoder developed in Verilog and need debugging
Read moreCDR using recovery methods digitally
I have an encoder and decoder developed in Verilog and need debugging
Read moreDesign and Implementation of baseband processor for automotive radar system on FPGA
This project is based on design and implementation of FMCW automotive radar system on Matlab Simulink and calculation of different parameter like speed ,distanc...
Read morephysical design Engineer
I want to know complete VLSI physical design flow in detail
Read moreDesign a block diagram in vivado
Design a block diagram for a smart watch using vivado.
Read moreDesign a block diagram for a smart watch using vivado.
Design a block diagram for a smart watch using vivado.
Read moreMotor Control through dsPIC33CK and interface with LabVIew
I want to control motor with dsPIC33CK and interface with LabVIEW Software.
Read morebuild me a circuit to switch resistance
I have a circuit, that in which I am using a relay to switch resistance if anyone could explain to me the way another possibility with the circuit, without any...
Read more(P&O) Algorithm for PV MPPT under Partial Shading Condition (PSC) using Simulink
I need someone expert with Perturb and Observe (P&O) Algorithm for PV MPPT under Partial Shading Condition (PSC) using Simulink and Technical writing
Read moreFix/debug verilog model/design to reduce (time noise) -- 3
Helping in (existed design, and code) to tolerate the jitter ( a simple design!). and I am looking for a long term project (and someone who has STRONG BACKGROUN...
Read moreProject on Cryptography
Need to work on these concepts: Affine Cipher, LDES, MDES, 4-bits CFB, Synchronous Stream Cipher Please ping to understand more about the project
Read moreDesign and Implementation of baseband processor for automotive radar system on FPGA -- 2
The project is based on designing of automotive radar system using Matlab Simulink block and to perform speed, distance, angle of azimuth and angle of elevation...
Read moreComputer science logic design
Computer science logic design
Read moreComputer Science Arithmetic Logic Unit design
Computer Science Arithmetic Logic Unit design
Read moreDesign Arithmetic Logic Unit for computer science
Three 32-bit registers RT, RS, RD, 16-bitIMM16, 32-bit Memory Address Register(MAR), 32-Bit Memory Data Register (MDR), design arithmetic logic unit comprised o...
Read moreFix/debug verilog model/design to reduce (time noise) -- 2
Helping in (existed design, and code) to tolerate the jitter ( a simple design!). and I am looking for a long term project
Read moreSystem engineering -- 2
Want to buid a matlab or a lingo program
Read moreVS, MIPS, LINUX and GDB for Business purpose
VS, MIPS, LINUX and GDB for Business purpose
Read moreTwo phase locking protocol
In this project, you will implement a program that simulates the behavior of two variations of the two-phase locking (2PL) protocol for concurrency control.
Read moreOperating system lab
This is Arith matic misp lab. I have attached whole pdf. you have to look pdf and follow the instruction. Please see attach pdf. If you understand the lab fully...
Read moreI need a HDL Developer
Need to create a 8052 softcore on a CPLD which will communicate with some Logic ICs, external SRAM Memory. No restrictions on Timing as such.
Read morework on the Scilab program
implementation on scilab of the projected gradient algorithm and the interior penalty algorithm. Do a to describe how to solve an optimization problem with or w...
Read moreFix/debug verilog model/design to reduce (time noise)
Helping in (existed design, and code) to tolerate the jitter
Read moreVhdl designer
I am using HI 8429 IC to to convert discrete to digital. I have to implement this module using vhdl along with bfm.i am adding data sheet along with this messag...
Read moreDesign an ALU
Design an ALU that implements the MIPS instructions using specific components. VHDL code is necessary.
Read moredevelop a design to reduce (time noise)
Helping in existed design to tolerate the jitter
Read more